

Trademark Electronic Search System(Tess)

TESS was last updated on Fri Oct 22 04:34:38 EDT 2004

PTO HOME TRADEMARK TESS HOME NEW USER STRUCTURED FREE FORM MOWER DIET FROTTOM HELP

Logout Please logout when you are done to release system resources allocated for you.

Record 1 out of 1

Check Status (TARR contains current status, correspondence address and attorney of record for this mark. Use the "Back" button of the Internet Browser to return to TESS)



Word Mark

I 12 TECHNOLOGIES

Goods and Services

IC 009. US 038. G & S: computer software for manufacturing, planning and scheduling. FIRST USE: 19940400. FIRST USE IN COMMERCE: 19940400

IC 037. US 103. G & S: installation, maintenance and repair of computer software.

FIRST USE: 19940400. FIRST USE IN COMMERCE: 19940400

IC 042. US 100 101. G & S: computer programming for others. FIRST USE: 19940400. FIRST USE IN COMMERCE: 19940400

Mark Drawing Code

(3) DESIGN PLUS WORDS, LETTERS, AND/OR NUMBERS

Design Search Code

261121

Serial Number

74524273

Filing Date

May 13, 1994

Current Filing

1A

Basis
Original Filing

1 4

Basis

1A

Published for Opposition

April 4, 1995

Registration

Number

1943519

Registration Date December 26, 1995

Owner

(REGISTRANT) 12 TECHNOLOGIES, INC. CORPORATION DELAWARE

11701 LUNA ROAD DALLAS TEXAS 75234

Assignment Recorded

ASSIGNMENT RECORDED

Attorney of

Record

ROXANNE E. MORGAN

Disclaimer

NO CLAIM IS MADE TO THE EXCLUSIVE RIGHT TO USE

"TECHNOLOGIES" APART FROM THE MARK AS SHOWN

Type of Mark

TRADEMARK, SERVICE MARK

Register

PRINCIPAL

Affidavit Text

SECT 15. SECT 8 (6-YR).

Live/Dead

Indicator

LIVE

PTO HOME TRADEMARK TESS HOME NEW USER STRUCTURED PREE FORM BROWN DIET TOP HELF

HOME | INDEX | SEARCH | SYSTEM ALERTS | BUSINESS CENTER | NEWS&NOTICES | CONTACT US | PRIVACY STATEMENT



US Patent & Trademark Office

Subscribe (Full Service) Register (Limited Service, Free) Logic

Search: The ACM Digital Library The Guide

"static timing analysis" + "sequential elements" + "timing del



ľ	
Ì	
2	
Š	
Ì	
Š	
į	
Š	
Š	
ì	
C	
Ì	
ŧ	
Š	
ĺ	
Š	
Ì	
8	
ì	
ì	
ì	
ľ	
×	
ä	
ĕ	
ì	
ļ	
ì	
î	
8	
8	
Š	
Š	
ì	
ì	
ξ	
į	
į	
Ì	
Š	
į	
Ì	
į	
9	
•	
Ì	
Ì	
8	
ĺ	
١	
Š	
į	
Ì	
ĺ	
ì	
į	
3	
١	
í	
į	
١	
ì	
Š	
Š	
Š	
Š	
į	
8	
Š	
Š	
į	
ì	
۰	
ģ	
į	
١	
ğ	
į	
1	
à	
į	
ŝ	
Ì	
8	
ĺ	
٠	
ì	
ľ	
×	
ä	
å	
ě	

Feedback Report a problem Satisfaction survey

Terms used	<u>static</u>	<u>timing</u>	<u>analysis</u>	sequential	<u>elements</u>	timing
delay echo	signal	VLSI				

		tatic timing ana gnal VLSI	<u>lysis</u> :	seque	<u>ential (</u>	<u>eleme</u>	nts 1	<u>timin</u>	g						١	Found	d 494 of	833,5	87
by Dis	t results play ults	publication date		2 _S	earch pen re	sults te Tips sults ir			r							Searc The D	<u>h</u> Digital l	Librar	Ϋ́
	sults 81 - 200 shown	100 of 200	Resu	lt pa	ge: <u>p</u> լ	reviou	ıs .	1 2	<u>3</u>	4	5	5	7.			<u>10</u> vance s	<u>next</u> scale □		
81	schedul Niraj K.	5A Embedding and synthe Tha r 2001 Proceed Comput	esis dings	of t	he 20	001 IE												<u>sm</u>	
	Full text av	vailable: pdi(16			_		rmati		illi cita	ation	, <u>ab</u> :	strac	1 , 19	lerei	nces,	<u>citing</u>	s, <u>index</u>		
82	scalin distrib techn they r power	scheduling tecting (DVS) and dy puted systems, iques are poweneed to be auginaware and ba	nami as we r-awa mente ttery-	c povell as are are ed to awar	wer m both nd ain make re sch	anage real-ti n at ex them edulin	emei ime kten bat g al	nt (E and ding tery goril	PM) non bat awa hms	for -rea tery are a. Al	bot al-ti life as v so,	th u me etim well sys	inip sys nes l. W	roce tem for p e w n sy	essons. V portaill sunthe	rs an Vhile able s Irvey esis a	d such system: such lgorit	s, 	
	Alexey G Vladimir	lebov, Sergey (Zolotov	Gavril	ov, [David	Blaauv	w, S	upai	nas	Siri	cho	tiya	kul	, Ch	nanh	ee O	h,	is: 🚾	9000
	Novembe	r 2001 Proceed Comput					EE,	ACI	4 in	teri	nati	ion	al c	ont	fere	nce (on		
	Full text av	vailable: <mark>∰</mark> <u>pdf(13</u>	3.42 K	B) '	Addition	nal Info	rmati		<u>ill cita</u> rms	<u>xtion</u>	, <u>abs</u>	strac	i is	<u>fere</u> i	nces,	<u>citing</u>	s, index		
	Typica switch often logic i	-coupled noise ally, noise analy noise analy in the same deleads to false remplications to taneously unde	ysis m irection ioise identi	nakes on. T violat fy th	s an as his cre tions. e max	ssump eates In this cimum	otior a wo s pa o set	tha orst- per, of a	t all case we ggre	agg e no pres esso	res ise sent or n	sing pul: a i	g ne se c new	ets on the	can : he v proa	simul ictim ich th	taneou net tha nat uses	at	
83	analysis	8D: Timing a			-					al bo	our	din	g p	rob	lem	in ti	ming		

November 2001 Proceedings of the 2001 IEEE/ACM international conference on

Additional Information: full citation, abstract, references, citings, index

terms.

Computer-aided design

Full text available: pdf(160 52 K8)

In this paper, we study the propagation of slew dependent bounding signals and the corresponding slew problem in static timing analysis. The selection of slew from the latest arriving signal, a commonly used strategy, may violate the rule of monotonic delay. Several methods for generating bounding signals to overcome this difficulty are described. The accuracy and monotonicity of each method is analyzed. These methods can be easily implemented in a static timer to improve the accuracy.

84	Session 8D: Timing and noise analysis: A symbolic simulation-based methodology for	hoogoog
	generating black-box timing models of custom macrocells	10111111
	Clayton B. McDonald, Randal E. Bryant November 2001 Proceedings of the 2001 IEEE/ACM international conference on	
	Computer-aided design	
	Full text available: pdi(110.81 KG) Additional Information: full citation, abstract, references, citings, index terms	
	We present a methodology for generating black-box timing models for full-custom transistor-level CMOS circuits. Our approach utilizes transistor-level ternary symbolic timing simulation to explore the input arrival time space and determine the input arrival time windows that result in proper operation. This approach integrates symbolic timing simulation into existing static timing analysis flows and allows automated modelling of the timing behavior of aggressive full-custom circuit design styles	
85	A VLSI-Based Model of Azimuthal Echolocation in the Big Brown Bat	
	Timothy Horiuchi, Kai M. Hynna November 2001 Autonomous Robots , Volume 11 Issue 3	
	Full text available: Publisher Site Additional Information: full citation, abstract	
	The azimuthal localization of objects by echolocating bats is based on the difference of echo intensity received at the two ears, known as the interaural level difference (ILD). Mimicking the neural computation of ILD in bats, we have constructed a spike-based VLSI model of the lateral superior olive (LSO) that can successfully produce direction-dependent responses. This simple algorithm, while studied in the acoustic domain, is applicable to any localization based on direction-dependent sign	
	Keywords: azimuthal echo localization, spiking neural model	
86	Static timing analysis Yuji Kukimoto, Michel Berkelaar, Karem Sakallah November 2001 Logic Synthesis and Verification	
	Additional Information: full citation, abstract, references, index terms	
	Static timing analysis is a technique for estimating the delay of a design without electrical simulation. It is widely adopted in industry for timing verification and optimization. This chapter will overview the basics of static timing analysis.	
87	Modeling and minimization of interconnect energy dissipation in nanometer	
	technologies Clark N. Taylor, Sujit Dey, Yi Zhao June 2001 Proceedings of the 38th conference on Design automation	
	Full text available: pdf(76.31 KB) Additional Information: full citation, abstract, references, citings, index terms.	
	As the technology sizes of semiconductor devices continue to decrease, the effect of nanometer technologies on interconnects, such as crosstalk glitches and timing variations,	

become more significant. In this paper, we study the effect of nanometer technologies on

•		
	energy dissipation in interconnects. We propose a new power estimation technique which considers DSM effects, resulting in significantly more accurate energy dissipation estimates than transition-count based methods for on-chip	
88	Static timing analysis including power supply noise effect on propagation delay in VLSI circuits Geng Bai, Sudhakar Bobba, Ibrahim N. Hajj June 2001 Proceedings of the 38th conference on Design automation	
	Full text available: pdf(242.00 KB) Additional Information: full citation, abstract, references, citings, index	
	This paper presents techniques to include the effect of supply voltage noise on the circuit propagation delay of a digital VLSI circuit. The proposed methods rely on an input-independent approach to calculate the logic gate's worst-case power supply noise. A quasistatic timing analysis is then applied to derive a tight upper-bound on the delay for a selected path with power supply noise effects. This upper-bound can be further reduced by considering the logic constraints and dependencies	
89	Low-energy intra-task voltage scheduling using static timing analysis Dongkun Shin, Jihong Kim, Seongsoo Lee June 2001 Proceedings of the 38th conference on Design automation	
	Additional Information: full citation, abstract references eitings index	
	Full text available: pdf(113 20 K8) Additional Information: full citation, abstract, references, citings, index terms.	
	We propose an intra-task voltage scheduling algorithm for low-energy hard real-time applications. Based on a static timing analysis technique, the proposed algorithm controls the supply voltage within an individual task boundary. By fully exploiting all the slack times, a scheduled program by the proposed algorithm always complete its execution near the deadline, thus achieving a high energy reduction ratio. In order to validate the effectiveness of the proposed algorithm, we built a softwa	
90	A new gate delay model for simultaneous switching and its applications Liang-Chi Chen, Sandeep K. Gupta, Melvin A. Breuer June 2001 Proceedings of the 38th conference on Design automation	
	Full text available: pdf(163.26 KB) Additional Information: full citation, abstract, references, citings, index terms	
91	Functional correlation analysis in crosstalk induced critical paths identification Tong Xiao, Malgorzata Marek-Sadowska June 2001 Proceedings of the 38th conference on Design automation	
	Full text available: pdf(60.06 KB) Additional Information: full citation, abstract, references, citings, index terms	
	In deep submicron digital circuits capacitive couplings make delay of a switching signal highly dependent on its neighbors switching times and switching directions. A long path may have a large num-ber of coupling neighbors with difficult to determine interdependencies. Ignoring the mutual relationship among the signals may result in a very pessimistic estimation of circuit delay. In this paper, we apply efficient functional correlation analysis techniques to identify critical paths caused	
92	Design of robust global power and ground networks S. Boyd, L. Vandenberghe, A. El Gamal, S. Yun April 2001 Proceedings of the 2001 international symposium on Physical design	

Results (page 5): "static timing analysis" + "sequential elements" + "timing delay" + "ech... Page 3 of 6

Results (page 5): "static timing analysis" + "sequential elements" + "times"	ning delay" + "ech Page 4 of of
--	---------------------------------

Full text available: pdf(225.52 KB) Additional Information: full citation, abstract, references, citings, index terms

We consider the problem of determining optimal wire widths for a power or ground network, subject to limits on wire widths, voltage drops, total wire area, current density, and power dissipation. To account for the variation of the current demand, we model it as a random vector with known statistics, possibly including correlation between subsystem currents. Other researchers have shown that when the variation in the current is not taken into account, the optimal network topology is a tree. ...

Keywords: convex optimization, interconnect sizing, power and ground network design

	,	
93	Analysis and optimization of thermal issues in high-performance VLSI Kaustav Banerjee, Massoud Pedram, Amir H. Ajami April 2001 Proceedings of the 2001 international symposium on Physical design	
	Full text available: pdf(320.70 KB) Additional Information: full citation, abstract, references, citings, index terms	
	This paper provides an overview of various thermal issues in high-performance VLSI with especial attention to their implications for performance and reliability. More specifically, it examines the impact of thermal effects on both interconnect design and electromigration reliability and discusses their impact on the allowable current density limits. Furthermore, it also discusses how thermal and reliability constrained current density limits may conflict with those obtained through purely p	
94	An effective low powr design methodology based on interconnect prediction Shih-Hsu Huang	
	March 2001 Proceedings of the 2001 international workshop on System-level interconnect prediction	
	Full text available: pdf(150.24 KB) Additional Information: full citation, abstract, references, index terms	
	The demand for low power digital systems has motivated significant research. However, the power estimation at the logic level is a difficult task because interconnect plays a role in determining the total chip power dissipation. As a result, the power optimization at the logic level may be inaccurate due to the lack of physical place and route information. In this paper, we will present an effective low power design methodology based on interconnect prediction at the logic level. The propos	
95	A statistical static liming analysis considering correlations between delays Shuji Tsukiyama, Masakazu Tanaka, Masahiro Fukui January 2001 Proceedings of the 2001 conference on Asia South Pacific design automation	
	Full text available: pdf(66.13 KB) Additional Information: full citation, abstract, references, citings, index terms	
	In this paper, we present a new algorithm for the statistical static timing analysis of a CMOS combinatorial circuit, which can treat correlations of arrival times of input signals to a logic gate and correlations of switching delays in a logic gate. We model each switching delay by a normal distribution, and use a normal distribution of two stochastic variables with a coefficient of correlation for computing the distribution of output delay of a logic gate. Since the algorithm takes the co	
96	Design technology productivity in the DSM era (invited talk)	
	Andrew B. Kahng January 2001 Proceedings of the 2001 conference on Asia South Pacific design automation	المستدي

•		
	Full text available: pdf(126.72 KB) Additional Information: full citation, abstract, references, index terms	
	Future requirements for design technology are always uncertain due to changes in process technology, system implementation platforms, and applications markets. To correctly identify the design technology need, and to deliver this technology at the right time, the design technology community - commercial vendors, captive CAD organizations, and academic researchers - must focus on improving design technology time-to-market and quality-of-result. Put another way, we must address the well-known	
97	Catastrophic Short and Open Fault Detection in Bipolar CML Circuits: A Case Study André Ivanov, Vikram Devdas December 2000 Journal of Electronic Testing: Theory and Applications, Volume 16 Issue 6	
	Full text available: Publisher Site Additional Information: full citation, abstract, index terms	
	The detection of catastrophic short and open faults in bipolar <i>current mode logic</i> (CML) circuits is studied. The non-intrusive tests considered include functional (logic) tests, an I _{dd} test, and a <i>common-mode test</i> . A 622 Mbps SONET SIPO (Serial-In/Parallel-Out) and a	
	PISO (Parallel-In/Serial-Out) circuit form the basis of this case study.	
	Keywords : CML circuit testing, bipolar circuit testing, catastrophic fault detection, current mode logic (CML), defect-based testing	
98	Session 8A: static timing analysis: Transistor-level timing analysis using embedded simulation Pawan Kulshreshtha, Robert Palermo, Mohammad Mortazavi, Cyrus Bamji, Hakan Yalcin	
	November 2000 Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design	
	Full text available: pdf(86.18 KB) Additional Information: full citation, abstract, references	
	A high accuracy system for transistor-level static timing analysis is presented. Accurate static timing verification requires that individual gate and interconnect delays be accurately calculated. At the sub-micron level, calculating gate and interconnect delays using delay models can result in reduced accuracy. Instead, the proposed method calculates delays through numerical integration using an embedded circuit simulator. It takes into account short circuit current and carefully chooses the se	
99	Session 8A: static timing analysis: Slope propagation in static timing analysis David Blaauw, Vladimir Zolotov, Savithri Sundareswaran, Chanhee Oh, Rajendran Panda November 2000 Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design	
	Full text available: pdf(116.13 KB) Additional Information: full citation, abstract, references, citings	
	Static timing analysis has traditionally used the PERT method for identifying the critical path of a digital circuit. Due to the influence of the slope of a signal at a particular node on the subsequent path delay, an earlier signal with a signal slope greater than the slope of the later signal may result in a greater delay. Therefore, the traditional method for timing analysis may identify the incorrect critical path and report an optimistic delay for the circuit. We show that the circuit delay	
100	Session 8A: static timing analysis: Switching window computation for static timing analysis in presence of crosstalk noise Pinhong Chen, Desmond A. Kirkpatrick, Kurt Keutzer November 2000 Proceedings of the 2000 IEEE/ACM international conference on	

Results (page 5): "static timing analysis" + "sequential elements" + "timing delay" + "ech... Page 5 of 6

Computer-aided design

Full text available: pdf(88.18 KB)

Additional Information: full citation, abstract, references, citings

Crosstalk effect is crucial for timing analysis in very deep submicron design. In this paper, we present and compare multiple scheduling algorithms to compute switching windows for static timing analysis in presence of crosstalk noise. We also introduce an efficient technique to evaluate the worst case alignment of multiple aggressors.

Results 81 - 100 of 200

Result page: <u>previous</u> <u>1</u> <u>2</u> <u>3</u> <u>4</u> **5** <u>6</u> <u>7</u> <u>8</u> <u>9</u> <u>10</u> next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Worldows Media Player Real Player